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Abs/mct- In this paper, strategies to cope with 
plasma charging damage in design and layout phases 
are discussed. A semi-empirical model is addressed 
first. With this model, a designer is able to predict the 
plasma charging induced yield loss of the circuit, if 
the antenna ratio (A!?) distribution of the circuit is 
available. Then a novel first order self-balancing 
interconnect layout design is proposed to reduce the 
plasma charging damage. Moreover, the temperature 
effect on the protection diode is discussed and a 
strategic diodc protection scheme for plasma 
charging damage is proposed. In addition to these 
general methods, a set of design rules is given to 
protect floating Metal-insulator-Metal (MIM) 
capacitors from plasma charging damage. 
ID INTRODUCTION 
Plasma processes are widely used in the 
manufacturing of VLSl deviccs for etching and 
deposition. Wowcver, it also induces charging 
damage to the devices. Taking a metal-oxide- 
semiconductor (MOS) circuit as an example, a high 
electric field develops across the gate and substrate 
during plasma processing. It forces the charges 
through the metal lines and the underlying gate oxide 
and therefore degrades the gate oxide. Figure 1 
illustrates this process. 
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Figure 1: Schematic view of discharging paths 
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during plasma etching of metal4 (M4). 
Aftcr a plasma process is identified to be the source 
of charging damage, the best practice is to reduce it. 
There are different methods to reduce plasma 
charging damage. One way is to change the plasma 
process parameters such as the power, the chamber 
pressure, or gap between the top electrode and the 
wafer. These tricks come from trial and error types of 
trouble-shooting. They could not be implemented to 
other different plasma systems. In this paper, we will 
focus on the other ways to prevent charging damage 
in the design and layout phase, which can be 
generally applied to different plasma systems in the 
IC manufacturing. 
11. U S E  OF DESIGN RULES 
The antenna design rule is commonly used for sub- 
micron IC technology in semiconductor industry. It 
limits the maximum allowed antenna ratio (AR) for 
MOS transistors in the.lC design and therefore limits 
the impact of plasma charging damage on the yield 
and reliability of products. tuchies et. al. showed that 
smaller and fewer antennas can improve the yield in 
the presence of charging damage [I]. The design 
rules used in the industry depends on the company 
and technology. It ranges from zero to infinity. Zero 
means that every floating node in the circuit is tied 
down by protection diodes. Infinity means that no 
rule is established. In practice, the most common 
design rules fall between 100: 1 to 1000: 1 [2]. 
I t  is essential to set the maximum allowed antenna 
ratio. In production, charging damage is usually 
monitored by drop-in or scribe-line charging-damage 
test structures. Based on a serial antenna structures 
with varying AR from 1000 to 50000, a semi- 
empirical model is proposed to describe the relation 
between the ARMos and the plasma damage [3]. 
- ln(1- F )  = D ( A R  )" . (1) 
In this equation, the failure fraction (F) is defined 
as the ratio between the failed antenna structures and 
the total test antenna structures. For MOS antenna 
structures, A R  is defined here the ratio between the 
area of exposed metal lines and the area of gate oxide. 
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The constants of D and n could be get by fitting the 
measurement data from the antenna structures with 
different AR. D is a constant that depends on the gate 
oxide thickness, the plasma process and the antenna 
material. D and n can be obtained by fitting the 
experimental results of charging testers with a series 
antenna structures. In the experiment discussed in 
this paper, n E 0.46 and D Z iI.001. 
Figure 2 shows that the moldel fits the measured 
data very well. The failure l'raction at small AR 
values that occurs more often in  real circuits, can be 
extrapolated by using the proposed model. It is very 
useful for circuit designers. For instance, if AR equals 
100 in this developing process under study here, we 
predict a 0.9% failure fraction. This is sensibly high, 
indicating plasma charging problem in this process 
under development. 
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Figure 2: The simulated andl measured failure 
fraction as function of antenna ratio (AR). 
Furthermore, the yield loss data of finger antenna 
structures from other published literature [4] can also 
be fitted by using Equation ( I ) ,  as shown in Figure 3. 
The analysis of the data from [:SI gives similar results. 
Note that a11 the yield loss datal in this section comes 
from finger antenna testers. additionly, the plasma 
enhanced dielectric deposition was identified as the 
root cause of this charging damage [6]  [7]. It is not 
clear yet that whether our model can fit the plasma 
damage by other plasma processes. 
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Figure 3: Analysis of yield IDSS data taken from 
literature 141. 
If the model could be verified by the experimental 
data from one's own process data, the failure fraction 
data obtained on large AR antcnna test structures can 
be extrapolated to the failure fraction o f  smaller AR 
structures, Thercfore, the transistor plasma charging 
yield of the circuit can be calculated based on the AR 
distribution of the circuit. Integrated circuit (IC) 
consists of a number of transistors with different AR. 
It will fail as soon as one transistor fails. We define 
here that the failed fraction of one transistor with 
antenna ratio ARB as F A R k r  which can be calculated by 
Equation (1). The yield of one transistor is then (1- 
FA,$. Now the plasma charging affected yield ( y) o f  
the whole IC can be calculated by using Equation (2). 
where p is total number of the transistors. Note that 
for this yield calculation, only the part of the 
transistor plasma charging effect is considered here. 
With this calculation, AR design rule could be set 
more accurately to a specific layout of the circuit and 
the safety of away from plasma damage is ensured. 
111. U S E  OF DIODE PROTECTION 
Generally, a maximum allowed antenna ratio 
design rule is used to limit the plasma charging 
damage. Currently, computer-aided-design (CAD) 
tools cannot automatically layout the circuit with the 
antenna rule as one of the constraints. Antenna rule 
violation checking is done as a separate step after the 
layout is completed. When antenna rule violation is 
found, the common method of handling the problem 
is to insert a minimum size diode if space is available. 
In 1989, Shone et al. proposed protection diodes as 
a means of avoiding wafer charging [SI. The diodes 
are connected in parallel to the gate providing an 
alternate leakage path for the plasma-induced current. 
Historically, the junction breakdown voltage has had 
a lower value than the gate oxide breakdown voltage 
and therefore, even a reverse bias has been effective 
in protecting gates. As the thickness o f  the gate oxide 
is scaling down, the gate oxide breakdown voltage 
strongly decreases. It was predicted that for oxides 
thinner than 11 nm, gated diode provides little or no 
protection [9]. However, later it was reported that the 
protection'by diodes is still effective for 2.1 nm - 3.2 
nm thin gate oxide FETs [lo]. Even reverse diodes 
with high junction breakdown voltage can still offer 
some charging protection. This protection is due to 
their reverse bias leakage and can be adequate if they 
have a largc enough area [ l l ] .  Apparently the 
protection diodes are more capable than what was 
anticipated. One of the explanations of the 
enhancement of the efficacy of the protection diode is 
the presence of light. During the plasma process the 
diode reverse leakage current is enhanced by a 
photon generated current resulting froin the Iight 
emission of the plasma [ I  I]. However, the light 
effect is strongly affected by the metal on the top of 
the diode. If the diode is shielded from plasma 
illumination by metal, the reverse current of the diode 
rapidly decreases by more. than one order of 
inagnitude [12]. As the integration density of the 
VLSl technology continuously increases, the metal 
layers fabricated in the back-end processes increases 
from 3 layers to 5 layers, and even more. 
Furthermore, tiling of metal will block even more 
light, which makes it more likely that the protection 
diodes are shielded by the metal and there is no 
plasma-assisted photoconduction in these diodes. 
In our study, the test structures are protected by 
different drain-well diodes. The schematic view of 
the different protection diodes is shown in Figure 4. 
The n+/p diode and p+/n diode are normal diode. 
However, the double-sided diode is floating n-well 
diode. The antennas of all test structures with 
protection at the antenna level are finger antennas 
with narrow spacing (0.32 pm). Since the leakage 
current of floating n-well protection diode (i.e. 
double-sided diode) is negligible at room temperature, 
it can bc used for PMOSFET ,NMOSFET and non- 
volatile memories (NVM) as well [ 121. Considering 
the working potential of the MOSFET, n+/psub and 
p+/nwell, so called single diode can only be used for 
NMOSFET and PMOSFET respectively. 
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Figure 4: Schematic overview of different 
protection schemes. 
The efficacy of different diodes has been compared 
by simulation and experiment. As presented in Table 
I ,  the antenna structures protected by double-sided 
diode fail less than that protected by n+/p single 
diode. 
Table I :  Failed fraction (%) ofNMOS transistor 
with protection diode at the antenna levef. 
Antenna I double-sided diode I n+/p diode 
Polv-si I 0.20 I 11.60 
high temperature [ 141, The leakage current of the 
double-sided diode is enormously influenced by the 
temperature, as shown in Figure 5. By increasing the 
temperate by 100 degrees, the leakage current is 
about 1000 times higher. 
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Figure 5: The leakage current of the double- 
sided diode is evaluated by high temperature. 
Note that the current values presented in the 
figure are absolute values. The bias voltage is k 
0.75 V. 
The IV  characteristic of different diodes under both 
positive charge and negative charge conditions are 
compared by simulation. The results are presented in 
Figure 6 and Figure 7. 
1.0&04 
- . . . . . . . n+lp sngk d d e  1 1 . 0 ~ 0 6  
_.__,___............... 
I 
1 OED8 ' I 
-0.1 0.4 0 9  1 4  
v PJ) 
Figure 6: Simulations of the single diode and 
double-sided diode current at 400 OC under 
positive bias. 
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Figure 7: Simulations of the single diode and 
double-sided diode current at 400 OC under 
negative bias. 
The simulation results show that the high ambient 
temperature, especially during plasma deposition 
process around 400 "C, enormously enhanced the 
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efficacy of both single ancl double diodes in 
protecting very thin gate oxides. The double-sided. 
diode shows bettcr efficacy in the case that the gate 
of the MOSFET is positively c:harging. The leakage 
current of double-sided diode is 100 times higher 
than that of reverse biased n+/p single diode. Under 
negative charging, the n+/p single diode has higher 
current because it is forward biased. However, the 
leakage current of double-sided diode is still pretty 
high. 
Considering the fact that one could not predict the 
charging priority of the plasma processes in advance, 
the double-sided diode is recommended. Especially 
recently more and more plasma charging damage 
were found during plasma deposition process at high 
temperature. However, diodes clo represent additional 
circuit elements that need to be included in the circuit 
model. The additional load may degrade the circuit 
performance. The best strategy to identify and 
eliminate or at least minimize plasma charging 
damage is to fix process tools or parameters first. 
And then use design rules to lrmit the impact of the 
residual charging damage. When no other solutions 
are appropriate, then the use of protection diodes is 
recommended. 
IV. NOVEL SELF-BALANCING 
INTERCONNECT LAYOUT DESIGN 
The interconnect Iayout has a considerable effect on 
the charging damage induced by plasma-process, 
since it affects the current-density stress levels 
experienced by dielectric layers. it was reported that 
dense interconnect lines collect positive charges due 
to the electron shading (ES) effect [15] but sparse 
interconnect lines collect negative charges due to the 
extended electron shading effect (EES) [ 161. In this 
section, a novel first order self-balancing interconnect 
layout design is proposed to reduce plasma charging 
damage in design phase. 
In this study, two conventional finger-shaped 
antennas and one new dense-sparse interlaced 
antenna were designed. The dense-line antenna and 
sparse-line antenna are commonly used in the study 
of plasma charging damage. In this experiment, they 
were designed with interspacing of 0.6 pm and of 5 
pm respectively. The new dense-sparse interlaced 
antenna was designed as siich that the spacing 
between the metal lines is aliernately wide ( 5  pm) 
and narrow (0.6 pm). The schematic view of these 
structures is shown in Figure S.  The antenna ratios of 
these charging testers arc 10000 and 100000. The 
antennas are all in metal 2 level. 
Furthermore, a special structure combining 3 
antennas with 3 transistors is designed as a special 
case study. The schematic view is shown in Figure 9 
(a). Since they have 3 antennas and 3 transistors, they 
werc called “TriMOS” structures. One transistor is in 
the middle (“TriMOS-M”), one is on the left 
(“TriMOS-L”), and another is  on the right 
(“TriMOS-R”). The antenna ratio for each transistor 
of this “TriMOS” structure is 10000. Other two 
structures are also designed with minor modification 
based on this “TriMOS-LIMIR” structure. Because 
their antennas are so similar to the above “TriMOS” 
structure, we still give them a name with “TriMOS-” 
though these two structures do not have 3 transistors 
anymore. The one with two floating antennas is 
called “TriMOS-floating”, the other with two 
grounded antennas is called “TriMOS-ground”. Note 
that the floating antennas and grounded antennas are 
not connected to the MOS structure. Therefore, the 
antenna ratio for these two modified “TriMOS” 
structure is still 10000, the same with “TriMOS- 
LIMIR’ structures. Note that the antennas are all in 
the same level (Metal 2 level). The schematic view of 
these structures is shown Figure 9. For some antenna 
structures, protection diodes are connected the gate at 
metal 3, in order to protect the gate oxide from 
damage produced by plasma process steps following 
the metal 2 step. For other antenna smctures, 
protection diodes are not used. Therefore, we can 
verify the function of the protection diode. 
Additionally, if we want to measure Qbd or EM of 
those antenna structures, we can stress them at high 
voltage, which is above the diode junction 
breakdown. Due to the limit of space, only NMOS 
transistors are used as test vehicle. However, we 
believe that, for PMOS transistor the result and 
mechanism we discussed in the following sections 
should be similar. Therefore, in the pictures and the 
context of the flowing sections, NMOS is not 
particularly mentioned. 
MOS-denS MOS-sparse MOS-mteriaced 
b 
Figure 8: Schematic view of structure (a) 
conventional dense-line antenna structure with 
interspacing of 0.6 pm, (b) conventional sparse- 
line antenna structure with interspacing of 5 pm 
(c) our new dense-sparse interlaced antenna 
structure with interspacing of O M 5  pm. 
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Figure 9: Schematic view of (a) “TriMOS- 
LMIR” structure (b) modified “TriMOS” 
structure with two floating antennas (c) modified 
“TriMOS” structure with two grounded antennas. 
Note that the antennas are aIl in the same level 
(Metal 2 level). 
As discussed in [17], the electrons and ions have 
significant difference in incident angular distributions. 
As a result of geometric and electrical shading, ions 
are so directional that none will hit the sidewalls on 
their way to the bottom. Electrons are so isotropic 
that most will hit the sidewalls and will stick there. 
The imbalance bctween ions and electrons 
determines the amount of plasma-induced damage. 
How well they balance is related to the pattern of the 
antenna fingers (dense or sparse) and the phase of 
etching (during etching or over etching). The 
schematic view of dense antenna, sparse antenna, and 
“TriMOS-L/M/R’ antenna structures during etching 
and during over etching are illustrated in Figure 12 
and Figure 13 respectively. Since the antenna sketch 
of dense-sparse interlaced antenna structures, 
“TriMOS-floating” and “TriMOs-ground” structures 
are quite similar to the “TriMOS-L/M/R” structures, 
the interpretation for the reason that they failed less is 
same as that for thc “TriMOS-LIMIR’ structures, as 
illustrated in Figure 12(b) and Figure 13(b). 
During etching, some sparse fingers collected 
negative charges and some dense fingers collect 
positive. The antenna of the “TriMOS-M and 
“TriMOS-LIR” are still connected by the bottom thin 
metal layer. The collected ions and electrons may 
partly balance each other. Hence, the “TriMOS-M’ 
and “TriMOS-L/R” are almost not charged, as shown 
in Figure 12 (b). 
During over-etching, the bottom layer is clear. The 
antenna of “TriMOS-M” and the antenna of 
“TriMOS-L/R” have been separated. The fingers of 
“TriMOS-M” are in the same situation as the 
“standard. atone” dense finger structure mentioned 
above. It does not collect charges. Since the antenna 
of the “TriMOS-M” collects very little charge both 
during etching and during over-etching, the 
“TriMOS-M” suffers the smallest amount of plasma 
damage. 
One side of the fingers of the “TriMOS-LR” is in 
the same situation as dense finger structure. The other 
side collects almost no charges during etching and no 
charges for “TriMOS-M’ but a little negative charges 
for the “TriMOS-L/R” during over-etching in the 
100 MOS with dcnsc-snarsc 
0.6 urn 0.615 um 5 um 
antenna structures 
Figure 10: Comparison of the failure fraction of 
MOS with dense-sparse interlaced antenna, dense 
antenna, and sparse antenna. 
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This result indicates that the plasma-induced 
damage could be reduced if thc interconnect lines are 
laid out like this way: one sidc of the line has narrow 
spacing but the other side of the linc has wide 
spacing as the antenna in “TriMOS” structures or the 
dense-sparse interlaced antcnna structure. Practically 
it might be difficult to apply this trick for the global 
IC circuits, but it is quite useful locally for specific 
transistors that are with quite high antenna ratios. By 
laying out the interconnect lines like “TriMOS- 
LIMR” structures or simply adding dummy lines to 
the layout as in “TnMOS-floating” and “TriMOS- 
owi th  diode 
pmtecuon 
pmlertron 
Owilhoul dlode 
ground” structures, the risk and kxtent of plasma 
charging damage will be dramatically reduced. Figure 11: Comparison of the failure fraction of normal antenna structures and “TriMOS-LIMIR” 
antenna structures. 
Table 2: Failure fractions of normal MOS antenna strucmres and special “TriMOS” structures with same antenna 
rotection 
rotection 
61.3 19.9 20.3 18.7 14.8 
NA: structures are riot available. 
TnMOS-M TnMOS-UR 
(c) sparse antenna Structure (a) dense anlennastructure (b) “TnMOS’structure 
Figure 12: Schematic view of the structures during etching. 
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(c). sparse antenna structure (a). dense antenna structure (b).ITriMOS sbucture 
Figure 13: Schematic view of the structures during over etching. 
v DESIGN SOLUTIONS TO MINIMIZE 
PLASMA CHARGlNG DAMAGE 
FOR MIM CAPACITOR 
In [ l X ] ,  results from plasma damage experiments on 
MIM capacitors arc presented. The antenna effect is 
studied and modeled, and design solutions to minimize 
plasma damage arc proposed. 
Plasma charging damage to floating MIM capacitors 
is related to the size and shape of the antennas 
connected to both capacitor plates. The large area ratio 
of the interconnects that are connected to the two plates 
of the capacitor, leads to a potential difference across 
the insulator between the two plates. This unexpected 
potential difference stresses the dielectric of. thc floating 
MIM capacitor and causes the degradation of the device. 
We define here the interconnect lines connected LO the 
top pIate as top antenna, and the interconnect lines 
connected to bottom plate as bottom antenna. AR(r,B, is 
defined as the area ratio between top antenna and 
bottom antenna of the floating MIM capacitor. 
As presented in Figure 14, the failure fraction is 
increasing with an increasing difference in top antenna 
and bottom antenna and falls to almost zero when the 
top antenna and bottom antenna are identical (AR,;r/B,=l). 
Therefore, in order to reduce plasma charging damage, 
the ratio bctween the areas of the interconnects 
connected to both plates of the floating MIM capacitor 
for each individual metal level should be close to unity. 
c 20 
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Figure 14: AR,T,B, dependence on failure fraction 
for finger and plate antennas. 
When the bottom plate of some test structures is not 
connected to an antenna but to an extremely small pad, 
which is used for connecting to the up level. The effects 
of this very small botrom antenna (1.36 pm2) versus a 
large bottom antenna (10000 pm') for a range of top 
antenna sizes are compared in Figure 15. For this 
extremely small bottom antenna, the failure fraction 
remains low and is independent of the top antenna sizes. 
This phenomenon is especially interesting because it 
opens the possibility for the introduction of metal 
bridges as a way of protecting the floating MIM 
capacitor. When the ratio of the two conductors 
connected to the plates of the floating MIM capacitor 
becomes too large, one of ihe antennas can be 
disconnected from the capacitor at the level of the 
antenna and reconnected again at a higher metal level 
by means of very small metal area. As such most 
plasma charging damage during the processing is 
avoided. Figure I6 shows a possible layout for the 
protection of the floating MIM capacitors by the use of 
a metal bridge. 
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Figure 15: Effect on plasma charging damage of a 
very small antenna connected lo one plate of the 
floating capacitor. 
Figure I7 shows a possible layour for the protection of 
the floating MIM capacitors by the use of n+/p diodes. 
Both capacitor plates are connected to the diodes by the 
same metal level. In this way, negative charges 
collected on both plates can be discharged to the 
substrate. As such, plasma charging damage on the 
floating MIM capacitor is reduced. Special care must be 
taken that both capacitor plates are connected to the 
double-sided diodes by the same metal level. In the case 
that only one plate is connected to the substrate by a 
diode and the other plate is left floating, then all 
conductors connected to the substrate can act as an 
antenna of the connected plate. In this case, the ratio 
betagen the antenna areas on both plates can be very 
large. As such a high a potential difference can be built 
up across the capacitor, leading to discharge through the 
capacitor and possibly breakdown. 
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Figure 16: Possible layout for the protection of the 
floating MIM capacitors by nsing metal bridges to 
limit the connect pad or Lines of the bottom plate. 
Figure 17: Possible layout for the protection of the 
floating MIM capacitors by the use of diodes. 
Design solutions could minimize plasma damage of 
the floating MIM capacitors, by using small metal 
bridges and protective diodes.  Furthermore, the ratio 
between the areas of the interconnects connected to both 
plates of the floating MIM capsicitor for each individual 
metal  level should be close to unity except for the case 
that the area of one of the anterinas is only a few square 
micrometers. 
VI. CONCLUSIONS 
It is hard to avoid plasma charging damage during IC 
manufacturing. However, the plasma charging damage 
could be minimized by using Tricks during design and 
layout phases. 
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